Abstract-Analog input Class D Amplifiers are widely used in battery powered systems such as mobile phones to achieve high efficiency but it suffers from a complex DAC to convert the digital audio signal into an analog one. To increase the playback time, this paper presents digital input class D amplifiers using digital modulation. The proposed Class D amplifier is also controlled using an analog loop to achieve a good power supply immunity and low harmonic distortion. Usual AC analysis of this loop cannot be done due to its switching behavior. Very long transient simulation was the only solution to predict the dynamics performances of the control. To overcome this issue, the presented work includes a modeling method in order to study faster the control performances. The proposed modeling is then used to increase the audio quality reproduction of our digital input Class D amplifier. The complete audio path is implemented in CMOS 130nm process and characterized in order to validate the architecture, the modeling method and the integrated design.
INTRODUCTION
Due to their ideally perfect efficiency, class D amplifiers have become a very attractive solution to implement audio drivers in application with tight power consumption and low voltage requirements such as large electronics consumers systems (Smartphone, tablet, GPS, etc…). The basic class D topology and signal spectrum of each stage are shown on figure 1. It is composed by a modulation stage which transforms low frequency analog audio input signal in high frequency modulated bit stream. In this paper, only Pulse Width Modulation (PWM) is discussed because it is the most used modulation scheme. Then, a power stage translates the bit stream to power supply rails in order to feed the load. A low pass filter reduces high frequency components due to modulation to restitute the audio frequency signal. This basic topology, called "Open Loop analog Class D" suffers from major drawbacks which make it unsuitable for embedded audio amplifiers. Indeed, the errors introduced by the modulator, the power stage and the power supply are not corrected.
The presented work is then motivated by the requirement of effective control for audio class D amplifiers with high linearity, high power supply noise rejection and high efficiency. Depending of the application, the input of the power amplifier is analog or digital. Most of embedded systems as smart phone provide a digital signal from the main processor (called digital base band). Then two topologies are possible for the audio path as shown in figure 2. On the top, the audio input signal is first converted into an analog signal to drive the analog PWM based power amplifier (as presented in figure 1 ). The analog PWM is called Natural PWM (NPWM). On the bottom of figure 2, the digital audio signal is directly modulated into a pulse train using Uniform PWM (UPWM) [1] . The second topology does not require a high resolution DAC but needs digital input compatible class D amplifier. It is then more efficient and provides higher efficiency (and then increases playback time). In order to correct the power supply variation and the non linearity of the power stage, an analog control loop is used around the power stage. The proposed digital input Class D topology is shown on figure 3: In a first section, the digital modulator and the local analog control loop are presented. In order to predict faster the performance of the proposed control, the linearization of the loop is then proposed, allowing AC analysis. The proposed modeling is then used to increase dynamics performances of the loop. A digital input class D amplifier based on the proposed loop is then integrated using CMOS 130nm process. The silicon measurements match analog class D state of the art performances with the benefit of the digital input compatibility.
II. DIGITAL AUDIO CLASS D AMPLIFIER

A. Digital Modulator
This section presents the digital modulator topology. As shown on the previous figure, there are three blocks in the proposed solution: Interpolation, Noise shaping (Σ∆) and Uniform PWM. A detailed analysis of the digital modulator is available in [1] . These three steps are needed since it is not possible to realize a direct UPWM from the input signal due to its high resolution (n=24 bits sampled at f s =48kHz). Indeed, in this case, the required carrier frequency f UPWM is defined by:
As it is not possible to reduce f s due to Nyquist criteria, the only effective way to decrease f UPWM is to reduce the resolution n of the input signal of UPWM process. In order to keep the Signal to Noise Ratio (SNR) of the audio signal, the reduction of the resolution is done using a 4 th order Σ∆ noise shaper. This system requires an interpolation process to increase the sampling frequency of input signal which increases the linearity of UPWM as well [1] . In the proposed solution, the interpolation has an OSR equal to 8 and the resolution of the signal after the noise shaping is m=6 bits. With this value, the UPWM process frequency becomes:
B. Analog Control Loop Description
The local analog control loop proposed is shown on the figure 4 [2] . As the digital and analog supplies could be different, the amplitude of the input bit stream is called V ana whereas the amplitude of the output one is V bat . To work properly, the evolution on V i must not change when the output signal changes. Indeed, at the end of phase 1, V out voltage goes from V bat to ground, which obviously changes R fb current source in a current sink. If this sink is higher than R in current sources, evolution on V i voltage switches and the loop falls into self commutation mode. The same issue is possible at the end of phase 3. To avoid this instability at the end of phases 1 and 3, the following condition must be respected:
Where V bat and V ana are supply voltages of the power stage and the digital modulator. This condition will limit the AC performances as seen later in this paper. 
III. ANALOG CONTROL LOOP MODELING
In order to study dynamics performances of the proposed loop, an AC or "Small Signal" analysis must be done. For this, the linearization of the comparator and the power stage is required. In analog class D amplifier, a method consists in the calculation of an average model during one period of the carrier [3] . This method cannot be used here because there is not any carrier to synchronize the loop since the commutation occurs from the input signal. Another method of linearization is presented in [4] based on transient evolution of signal. It can be used here too because V i signal is not differentiable (see fig. 5 ).
The proposed modelisation is then based on the creation of a virtual carrier using input signal characteristic in order to allow the use of the first presented method. Indeed, the analog input class D amplifier basic topology ( fig. 7) is very close to the proposed analog control loop ( fig. 4 ). To understand how this virtual carrier is created, let's consider the four steps of equivalence between classic analog class D amplifiers ( fig. 8 -E1 ) and the proposed solution ( fig.  8 -E4) . 
The step E2 is equivalent to E1 since the test a(t)>b(t) is equivalent to the test a(t)-b(t)>0.
The sawtooth signal V r in E2 is the result of the integration of a square wave in E3. The last equivalence is based of a decomposition of the input signal of the proposed loop V in as shown on the following figure: There are two parts: the low frequency (LF -audio) one and the high frequency (HF) one. The LF part is valid only for frequencies f very low compared to f UPWM . As the loop is synchronized on the input square wave (representing input common mode), it is now possible to average the behavior of non linear bloc (representing by the G bloc on fig. 10 ). In the figure 10, assuming ideal opamp, H 1 and H 2 are defined by:
The amplitude Vr of the virtual carrier, created from H 1 in the HF path is then equal to:
An average model of G, noted G , can be calculated from the amplitude of the virtual carrier using a classic result in PWM modulation [3] :
The signal transfer function of the proposed system, STF(s), and the noise rejection, NTF(s) are then expressed as:
The presented solution has then a first order noise rejection, which limits the Power Supply Rejection (PSR) performances. The system is then unconditionally stable regarding it phase margin (as first order loop). To increase the PSR, which is a key performance in embedded system using battery, a second order loop is then proposed. The schematic of the solution is given on figure 11 . A HF zero must be inserted to avoid AC instability due to loop delays by increasing open loop phase in HF. The proposed solution, including the digital modulator, the analog control loop and the power stage, has been integrated in single die with CMOS 130nm process. The digital modulator size is around 2k gates [1] . For the analog control loop, the choice of pole/zero frequencies was done considering the tradeoff between the dynamic performances and large signal behavior. Figure 13 shows the layout of the realized chip. The analog loop size is 0.45mm², including the power stage. Figure 14 shows the leveled THD+N (Total Harmonics Distortion plus Noise) of the proposed solution under 3.6V power supply. The THD+N is equal to -75 dB (0.02 %). Yellow curve is mono measurement whereas green is stereo. Complete measurement can be found in [1] . The digital modulator, the analog control loop and the power stage are integrated in CMOS 130 nm process on a single chip. The proposed solution offers a good combination of low idle power consumption, high power efficiency, and audio performances (@ -20dBFS shows THD 0.01%, SNR 93 dB and PSRR > 70 dB).
